

A Review on Challenges and Advances in On-Chip Antenna Design for Millimeter Wave Applications

Shivam Upadhyay¹, Rajesh Kumar Upadhyay³, Abhishek Pandey³

¹Assistant Professor, Department of Electrical and Electronics Engineering, Mangalayatan University, Aligarh, India

²Associate Professor, Department of Electrical and Electronics Engineering, Mangalayatan University, Aligarh, India

³Associate Professor, Faculty of Engineering and Applied Sciences, Usha Martin University, Ranchi, Jharkhand

Abstract

High speed, large bandwidth for short distance wireless communication has made unlicensed millimeter-wave (mm-wave) band best suitable for the design of 60 GHz WPAN systems. Moreover the demand for high level of integration and miniaturization involves design of antenna along-with the front end circuits on the same chip leads to System On-Chip design. This paper presents a comparative discussion on various On-Chip antenna designs proposed in different CMOS technologies. Discussion starts with a brief introduction of applications and regulations of 60GHz wireless communication followed with the gain and efficiency limitation of Antenna On-Chip (AoC) solution designed over Silicon substrate

Key Words: 60GHz, On-Chip Antenna, Silicon, CMOS Technology

Introduction

New wireless applications in low frequency band which is already overcrowded demanded for high frequency band. Therefore signals in the frequency range from 100 GHz to 3 THz have led to the recent increase in research efforts. IEEE 802.15.3 [1] group has investigated 7 GHz band spectrum around 60 GHz as an alternate, therefore opening of 60GHz license [2] free spectrum for millimeter waves applications such as ground based radio astronomy, radiometry operation and broadband radio communication requires fast data transfer. Wireless Personal Area Network (WPAN) requires a large to support high speed and point-to-point communication [3]. A worldwide allocation of 60GHz with almost same bandwidth was released. In 2000 Japan [4] first released 7GHz band in 60GHz spectrum. The Federal Communications Commission (FCC) in United States [5], has aimed for 7 GHz bandwidth (57-64 GHz) around 60 GHz for unlicensed use. At the same time other governments have allowed 60 GHz band to be used without any license. The allocation of the frequency kept different in each country and all the bands commonly share a continuous bandwidth of 7 GHz centred at 60 GHz. Few years later Canada [6], Australia, North America and Europe [7-9] also issued the band. A maximum power limits to 10 dbm and maximum allowed antenna gain of 47dbi was proposed to regulate the link budget. Table.1 shows the worldwide allocation of 60GHz band.

Table 1: Gain and Transmission power allocation for 60 GHz band

Countries	Frequency Band (GHz)	Maximum Tx power (mW)	Maximum Antenna Gain (dBi)
Japan	59-66	10	47
USA	57-64	500	-
Canada	57-64	500	-
Australia	59.4-62.9	10	-
Europe	57-66	20	37
China	59-64	10	34
Korea	57-64	10	-

In [10] propagation measurement realized the justification of 60 GHz radio technology for non-licensing applications.

Conventional integration of Antenna module, RF module over high frequency is a little bit challenge for design engineer. A large amount of area is consumed whether horizontal or vertical integration [11] of modules is done, as being the largest component of the design antenna remains outside of the chip. GaAs based transceiver are

best suitable for 60GHz radios [12-14] but suffers with the problem of low cost and minimal integration. Therefore Silicon based semiconductor technology such as CMOS and SiGe, which is most suitable for Integrated circuits, proposes on-chip integration of RF front ends and antenna as shown in Fig1.




Fig.1. Antenna integration in various transceiver modules (a) System-in-package(SiP) [11] (b) Multichip module(MCM) [11] (c) System-on- chip(SoC) [11]

Integration of digital circuitry followed from the prediction of Moore which becomes double for every 18 months; lead the excessive down scaling of transistor size. Therefore various semiconductor nodes were proposed as enlisted in the table 2.

Table2: Semiconductor node technology development over years

Year	1997	1999	2001	2004	2006
Process node	250 nm	180 nm	130 nm	90 nm	65 nm
Year	2008	2012	2014	2017	2018
Process node	45 nm	22 nm	14 nm	10 nm	7 nm

In past years [26-27] many developments has taken place in on-chip antenna design. This paper presents survey in advances, challenges and state of art in the field of on-chip antenna design. Section II discusses restrictions on the design shapes and DRC, section III presents state of art and silicon substrate challenges, in section IV equivalent model and radiation efficiency is discussed. Section V presents the various techniques used so far to enhance the gain, section VI and VII contains application and conclusion respectively.

On-Chip Antenna Layout And Design Rule Check

In a single chip RF transceiver usually antenna is integrated with LNA or PA using T/R switch [29] as shown in Fig 2, due to antenna characterization problem, in most of the transceiver designs on-chip antenna gain is not mentioned separately.




Fig.2. Transceiver on a single chip.

Initially an On-Chip antenna implemented in 0.18- μm technology was successfully demonstrated [15] for intra-chip wireless interconnect at comparatively low frequency of 15GHz. Four types of antenna monopole [16], dipole [17], yagi and loop antenna are most popular for on-chip design as shown in the Figure3. At 60GHz [18] an Inverted-F and quasi yagi antenna designed.




Fig.3. Different on-chip antenna structures (a) Loop antenna (b) Monopole antenna (c) Dipole antenna (d) Yagi antenna

Most of loop, dipole, multi-turn dipole, slot tapered are presented [17][19-25] but suffers from negative gain. Various structures such as elliptical, ring, patches and circle cannot be used because of the strict design rules in standard CMOS process, which limits the maximum allowed width and spacing. Silicon substrate has low resistivity $\rho=10 \Omega\text{-cm}$ and $\epsilon_r=11.9$, standard thickness is 300~500 μm depending upon the various nodes. Multiple metal layers M_1 - M_7 are stacked over the substrate inside the SiO_2 layer, which has typically a total thickness of 10~15 μm . M_1 - M_7 has a thickness of 0.2~1.2 μm , more than 15 μm separation is not allowed between the top and bottom metal layers as shown in Figure.4.




Fig.4. Multiple metal layers structure in standard CMOS process.

Transistors constructed over silicon substrate in the top region where doping is done and on-chip antenna in the top layer. SiO_2 layer acts as insulator between the metal layers, can be connected through the metal vias. M_1 - M_7 serves two purposes; first they can be used in the design of passive components of inductors and capacitors and second they can also be used for metal interconnects. Silicon Nitride is used as a passivation layer. Metal widths have to be designed according to the highly restrictive foundry rules. In order to maintain Copper current density rules and maximum allowed metal widths, dummy metal fillings is necessary for all metal layers, M_8 and M_9 are used for this purpose. To satisfy the design rule check (DRC) change in radiation pattern and efficiency can be easily observed, which in turn also limits the geometry of antenna. Ground is provided at the bottom of the substrate for off chip and some of the designers also used M_1 for this purpose. Various standard CMOS process node does not allow metal widths more than a certain limit, in 0.18 μm design M_1 can take maximum 30 μm width, 500 μm length with minimum spacing of 3~4 μm and slant strip can be designed 45 $^\circ$ maximum as shown in Figure 5. Similarly in 65 nm the maximum allowed length width and spacing are 300 μm , 25 μm and 1.5 μm respectively. In 28nm these maximum widths, lengths and spacing are 20 μm , 250 μm and 1 μm respectively. BEOL process also used for on-chip antenna design and its design rules are more challenging as of strict limitations. Therefore the solid patches of any shape cannot be implemented in CMOS process.




Fig.5. (a) On-Chip antenna [44] (b) Basic DRC checks

Therefore an antenna designer must also have the knowledge of IC design.

On-Chip Antenna Substrate Limitation And State Of Art

Apart from the discussed layout challenges on chip antenna design has some major benefits. Conventionally antennas are designed on PCB therefore maximum power transfer is always required when two components or networks are interfaced with each other; this is accomplished only if perfect matching is done. Conventionally 50Ω matching boundary always exists between RF front end circuits and antenna. Co-design of antenna with LNA (in case of receiver) and PA (in case of receiver) ensures that impedances of both are complex conjugate to each other hence eliminates this limitation. Loss in AoC is also minimal because of the removal of bonding wire interconnects. On chip antenna suffers from the problem of low efficiency and gain, major contributor to this problem are low resistivity and high dielectric constant of substrate material. Silicon substrate has low resistivity $\rho = 10 \Omega\text{-cm}$ which makes it favourable for IC design, low resistivity avoids latch-up [28] problem but for antenna RF power instead of radiating leaks through the low resistivity substrate and causes loss in the form of heat. Similarly high dielectric constant causes most of power trapped inside substrate. Both of the reasons causes drastic drop in the radiation efficiency, only 3% efficiency for a dipole antenna [29] and 11.5% in other design [30] at 60GHz. So far challenges and benefits of on-chip antenna have been discussed, a comparative analysis and state-of-art of some on chip antenna has been reported in the table3.

Table 3: Summary and comparison of state of art on-chip antenna

Only a very few stand alone designs have been proposed, most of the design includes complete performance measurement of transceivers. Majority of listed antennas are reported in $0.18\mu\text{m}$, $0.13\mu\text{m}$ and 90 nm , only a few designs have been reported in 65 nm , 45 nm . Individual antenna gain measured is also not shown in some designs because of poor radiation efficiency and negative gain. Differential architecture helps in improving signal to noise ratio (SNR) and ease in integration therefore accepted by majority of the designers. Some of them designs are also proposed in SiGe process.

On-Chip Antenna Modelling & Efficiency

Design optimization is possible if the equivalent circuit parameters of the on-chip antenna are known, especially when impedance matching impact in co-design is to be evaluated. Commonly used Dipole and its equivalent model [31] is shown in the Figure 6. Silicon substrate is represented with R_{sub} and C_{sub} in shunt, R_{sub} is due to the conductivity of the substrate and C_{sub} exists when because dielectric material is sandwiched in between M_1 and off chip ground.

Silicon dioxide layer also causes C_{ox} capacitance connected in series with the shunt substrate components. Surface wave losses, radiation losses and conductor losses of the dipole are represented with R_{sur} , R_r and R_c respectively. If on-chip ground is used instead of off-chip ground then C_{ox} can be shorted.




Fig.6. On-chip dipole antenna equivalent model with off-chip shield.

All these are modeled in series along with substrate equivalents. C_d and L_d are dipole capacitances and inductances respectively. Low resistivity silicon substrate causes small radiation resistance R_r , which ultimately results in poor radiation efficiency.

$$R_r \propto \int_{\theta} \int_{\phi} \frac{k_0 w_d \epsilon_{eff}}{h} d\theta d\phi \quad (1)$$

Where h is substrate thickness, w_d dipole width and k_0 is wave vector. ϵ_{eff} is effective dielectric constant[30]

$$\epsilon_{eff} = \frac{\epsilon_{eq} + 1}{2} + \frac{\epsilon_{eq} - 1}{2\sqrt{1 + 10h/w_d}} \quad (2)$$

where ϵ_{eq} is equivalent permittivity of multiple layers. Conductor loss is given by

$$R_c = \frac{l_d}{w_{eff}} \sqrt{\frac{\mu_0 R_{sh} t_d f}{\pi e^{-t/\delta}}} \quad (3)$$

where l_d is dipole length, R_{sh} is sheet resistance, t_d is metal thickness, δ is skin depth and w_{eff} is effective width. Surface wave resistance is given as

$$R_{sur} = \frac{Z_0^2}{2P_{sur}} \quad (4)$$

Z_0 is the characteristic impedance and P_{sur} is the surface wave power of TM_0 surface wave propagation mode [32]. All these losses results in the coupling of noisy currents from the antenna to the nearby active devices such as transistor through silicon substrate. These electrical disturbances results in crosstalk, which is to be optimised in the co-design of layout, otherwise it will cause shift in the radiation pattern of on-chip antenna. Once the loss mechanisms are identified it is also possible to minimize them, few of them are discussed here.

A. Substrate Thinning

Surface wave modes can be eliminated by thinning the silicon substrate to less than a $\lambda_g/4$, thinning does not remove TM_0 mode. Constructive interference between the direct radiated field reflected from ground and refracted field from the interface joining substrate and air improves the radiation efficiency. Strength of TM_0 surface wave is very weak and it undergoes a large attenuation during propagation, for silicon substrate if the substrate thickness is chosen five times lesser then this mode can be used to enhance gain. Efficiency of on-chip antenna [33] got doubled around 23% at 60GHz after substrate thinning to 241 μ m.

B. Proton Implantation

For a high gain antenna high resistivity substrate is best suited, this is contradictory to the fact that silicon substrate has low resistivity, substrate resistivity can be improved from 10 Ω -cm to 10⁶ Ω -cm with selective proton implantation [16] so that it does not trigger latch-up.

C. Micromachining

Selective removal of bulk silicon in a small region at the back side of substrate is done by dry or wet etching. Crystal planes in the substrate limits the wet etching leaves slanted walls, but with a promise of batch execution process so that large number of wafers can be handles just by submerging them into the solution. Radiation efficiency improved to 77% [34] and 93.9% [35] has been presented.

D. Superstrate Focusing

A superstrate layer of high permittivity is chosen at the top of the slot layer, these superstrates act as antenna part and hence improve the antenna directivity and radiation efficiency [36]. It has been shown that more than 30% radiation efficiency [37] has been observed.

E. Silicon Lens

It is a post processing step where silicon lens is used at the back of convex shaped bulk substrate to convert surface wave power into useful radiated power, hence improved [38-39] gain has been observed with this method.

F. Quartz and Dielectric Resonator

Image currents suppressed to improve radiation efficiency with the help of dielectric resonator antenna [40-41] and quartz loaded antenna [42] has shown improved efficiency more than 30%.

G. Artificial Magnetic Conductor

Artificial magnetic conductors (AMC) are high impedance surfaces possess reflection coefficient $\Gamma = +1$, therefore these surfaces are inserted in the different metal layers beneath antenna, inside oxide layer to produce image currents such that these image currents constructively interfere with the reflected wave from the off chip ground. AMC as a reflector has been successfully demonstrated and widely adopted as most popular solution in many of on-chip antenna designs [43-50]. These AMC surfaces are planar therefore can be easily incorporated in the design reducing the requirement of connecting vias with 5-10 % improvement in efficiency.

On-Chip Antenna Application

On-chip antenna has promised variety of applications such as MEMS antenna co-design, wireless intra chip communication for clock distribution, highly integrated imagers and radars.

Conclusion

This paper presents the comparative design aspects in various CMOS process nodes and integration of antenna with RF front end circuits to meet technology demand for high speed data transfer. Co-design of components, integration and modelling to understand crosstalk due to low resistive silicon substrate. Strict layout design rules and limitations in system-on-chip (SoC) design, different economic and commercial approaches adopted to enhance antenna efficiency, still a lot of efforts to be done to overcome these limitations in more efficient way in near future.

Reference

1. Sadri, "802.15.3c usage model document," IEEE 802.15-06-0055-14-003c, May 2006
2. P. Smulders, "Exploring the 60 GHz band for local wireless multimedia access: Prospects and future directions," IEEE Commun. Mag., vol. 40, no. 1, pp. 140-147, Jan. 2002.
3. C.M. Ta, et al., "Issues in the Implementation of a 60GHz Transceiver on CMOS", IEEE International Workshop on Radio-Frequency Integration Technology, Dec. 9-11, 2007, Singapore.
4. Regulations for Enforcement of the Radio Law 6-4-2 Specified Low Power Radio Station (11) 59-66 Band. The Ministry of Public Management, Home Affairs, Posts and Telecommunications of Japan, 2000.
5. Code of Federal Regulation, Title 47 Telecommunication, Chapter 1, Part 15.255. U.S. Federal Communication Commissions (FCC), 2004.
6. Radio Standard Specification-210, Issue 6, Low-Power Licensed-Exempt Radio Communication Devices (All Frequency Bands): Category 1 Equipment. Industry Canada Spectrum Management and Telecommunications (IC-SMT), 2005
7. Radio Communications (Low Interference Potential Devices) Class License Variation 2005 (No. 1), The Australia Communications and Media Authority (ACMA), 2005.
8. Electromagnetic Compatibility and Radio Spectrum Matters (ERM); System Reference document; Technical Characteristics of Multiple Gigabit Wireless System in the 60 GHz Range. ETSI DTR/ERM-RM- 049, 2006.
9. Korean Frequency Policy and Technology Workshop, Session 7, Nov. 2005, pp. 13-32.
10. S. W. Wales and D. C. Rickard, "Wideband propagation measurements of short range millimetric channels," Electron. Commun. Eng. J., vol. 5, no. 4, pp. 249-254, Aug. 1993

11. H. M. Cheema and A. Shamim, "The last barrier: On-chip antennas," *IEEE Microw. Mag.*, vol. 14, no. 1, pp. 79–91, Jan. 2013
12. S. E. Gunnarsson et al., "Highly integrated 60 GHz transmitter and receiver MMICs in a GaAs pHEMT technology," *IEEE J. Solid-State Circuits*, vol. 40, no. 11, pp. 2174–2186, Nov. 2005.
13. K. Ohata et al., "1.25 Gbps wireless Gigabit Ethernet link at 60 GHzband," in *IEEE MTT-S Int. Microwave Symp. Dig.*, Philadelphia, PA, Jun. 8–13, 2003, pp. 373–376.
14. S. E. Gunnarsson et al., "60 GHz single-chip front-end MMICs and systems for multi-Gb/s wireless communication," *IEEE J. Solid-State Circuits*, vol. 42, no. 5, pp. 1143–1157, May 2007.
15. B.A. Floyd, C.M. Hung, K.O. Kenneth "Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters, *IEEE J Solid-State Circuits* 37:543–55, 2002
16. K. T. Chan, A. Chin, Y.D. Lin, C.Y. Chang, C. X. Zhu, Li MF, Kwong DL, McAlister S, Duh DS, Lin WJ (2003) Integrated antennas on Si with over 100 GHz performance, fabricated using an optimized proton implantation process. *IEEE Microwave Wirel Compon Lett* 13:487–489
17. A. Shamim, M. Arsalan, L. Roy, and K. N. Salama, "Co-design of on-chip antennas and circuits for a UNII band monolithic transceiver," in *Proc. IEEE Antennas Propagation Symp.* 2010, pp. 1–4.
18. Y.P. Zhang, M. Sun M, L.H. Guo, "On-chip antenna for 60-GHz radios in silicon technology". *IEEE Trans Electron Devices* 52:1664–1668, 2005
19. S. Radiom, K. Mohammadpour-Aghdam, G. A. E. Vandenbosch, and G. Gielen, "A monolithically integrated on-chip antenna in 0.18 μm standard CMOS technology for far-field short-range wireless powering," *IEEE Antennas Wireless Propagat. Lett.*, vol. 9, pp. 631–633, June 2010
20. H.-K. Chiou and I.-S. Chen, "High-efficiency dual-band on-chip rectenna for 35- and 94-GHz wireless power transmission in 0.13- μm CMOS technology," *IEEE Trans. Microwave Theory Tech.*, vol. 58, no. 12, pp. 3598–3606, Dec. 2010.
21. A. Shamim, M. Arsalan, L. Roy, "5 GHz monolithic CMOS transmitter and antenna for short-range communications". The second European conference on antennas and propagation (EuCAP), Edinburgh, UK(2007)
22. K.K. Huang, D.D. Wentzloff, "A 60 GHz antenna referenced frequency-locked loop in 0.13 μm CMOS for wireless sensor networks". *IEEE J Solid-State Circuits* 46:2956–2965, 2011
23. E. Ojefors, E. Sonmez, S. Chartier, P. Lindberg, C. Schick, A. Rydberg, H. Schumacher, "Monolithic integration of a folded dipole antenna with a 24-GHz receiver in SiGe HBT technology". *IEEE Trans Microwave Theory Tech* 55:1467–1475, 2007.
24. E. Seok, C. Cao, D. Shim, D.J. Arenas, D.B. Tanner, C.M. Hung, K.O. Kenneth, "A 410 GHz CMOS push-push oscillator with an on-chip patch antenna". In: *IEEE international Solid-State circuits conference (ISSCC)*, San Francisco, USA, 2008
25. L. Jiang, J.F. Mao, W.Y. Yin, "High transmission gain slot antennas on silicon substrate for wireless interconnect". In: *IEEE proceedings of Asia-Pacific microwave conference*, Yokohama, Japan, 2006
26. E. Ojefors, U.R. Pfeiffer, A. Lisauskas, H.G. Roskos, "A 0.65 THz focal-plane array in a quartermicron CMOS process technology, *IEEE J Solid-State Circuits* 44:1968–1976, 2009
27. M. Uzunkol, O.D. Gurbuz, F. Golcuk, G.M. Rebeiz, "A 0.32 THz SiGe 4 x 4 imaging array using high-efficiency on-chip antennas". *IEEE J Solid-State Circuits* 48:2056–2065, 2013
28. M. Uzunkol, G.M. Rebeiz, "A low-loss 50–70 GHz SPDT switch in 90 nm CMOS" *IEEE J Solid-State Circuits* 45:2003–2007, 2010
29. Understanding Latch-Up in Advanced CMOS Logic, Fairchild Semiconductor. (1999, Apr.). [Online]. Available: <http://www.fairchildsemi.com/an/AN/AN-600.pdf>
30. Y. J. Yoon and B. Kim, "A new formula for effective dielectric constant in multi-dielectric layer microstrip structure," in *Proc. IEEE Electrical Perform. Electronic Packag.*, Scottsdale, AZ, Oct. 23–25, 2000, pp. 163–167
31. P. Perlmutter, S. Shtrikman, D. Treves, "Electric surface current model for the analysis of microstrip antennas with application to rectangular elements. *IEEE Trans Antennas Propag.* 33:301–31, 1985
32. D.M. Pozar, "Rigorous closed-form expressions for the surface wave loss of printed antennas". *Electron Lett* 26:954–956, 1990
33. N. G. Alexopoulos, P. B. Katehi, and D. B. Rutledge, "Substrate optimization for integrated circuit antennas," *IEEE Trans. Microw. Theory Tech.*, vol. 31, no. 7, pp. 550–557, Jul. 1983.
34. H. S. Pisheh, Y. Komijany, M. Shahabadi, S. Mohajerzadeh, and M. Araghchini, "Design, simulation, and fabrication of a novel multi-band miniaturized antenna for wireless communication applications," in *Proc. 30th Int. Conf. Infrared and Millimeter Waves*, Williamsburg, VA, Sep. 19–23, 2005, pp. 551–552.

35. H. Chu, Y.X. Guo, T.G. Lim, Y.M. Khoo, X. Shi, "135-GHz micromachined on-chip antenna and antenna array. *IEEE Trans Antennas Propag* 60:4582–4588, 2012
36. M. R. N. Ahmadi, S. N. Safieddin, and L. Zhu, "On-chip antennas for 24, 60, and 77 GHz single package transceivers on low resistivity silicon substrate," in *Proc. IEEE Antenna Propag. Symp.*, Honolulu, HI, Jun. 10-15, 2007, pp. 5059–5062.
37. Y. P. Zhang, Y. Hwang, and G. X. Zheng, "A gain-enhanced probe-fed microstrip antenna of very high permittivity," *Microw. Opt. Technol. Lett.*, vol. 15, pp. 89–91, 1997.
38. A. Babakhani, X. Guan, A. Komijani, A. Natarajan, and A. Hajimiri, "A 77-GHz phased-array transceiver with on-chip antennas in silicon: Receiver and antennas," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2795–2806, Dec. 2006.
39. P. H. Park and S. S. Wong, "An on-chip dipole antenna for millimeter-wave transmitters," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, June 2008, pp. 629–632.
40. P.V. Bijumon, Y.M.M. Antar, A.P. Freundorfer, M. Sayer, "Dielectric resonator antenna on silicon substrate for system on-chip applications. *IEEE Trans Antennas Propag* 56:3404–3410, 2008.
41. J. W. May, R. A. Alhalabi, and G. M. Rebeiz, "A 3 G-Bit/s w-band SiGe ASK receiver with a high-efficiency on-chip electromagnetically-coupled antenna," in *Proc. IEEE Radio Frequency Integrated Circuits Symp.*, June 2010, pp. 87–90.
42. J.M. Edwards, G.M. Rebeiz, "High-efficiency elliptical slot antennas with quartz superstrates for silicon RFICs". *IEEE Trans Antennas Propag* 60:5010–5020, 2012
43. K. Kang, F. Lin, D.D. Pham, J. Brinkhoff, C.H. Heng, Y.X. Guo, X. Yuan, "A 60-GHz OOK receiver with an on-chip antenna in 90 nm CMOS. *IEEE J Solid-State Circuits* 45:1720–1731, 2010.
44. X. Y. Bao, Y. X. Guo, Y.Z. Xiong, "60-GHz AMC-based circularly polarized on-chip antenna using standard 0.18- μ m CMOS technology". *IEEE Trans Antennas Propag* 60:2234–2241, 2012.
45. K. Takahagi, E. Sano, "High-gain silicon on-chip antenna with artificial dielectric layer". *IEEE Trans Antennas Propag* 59:3624–3629, 2011
46. I. Jiang, J.F. Mao, K.W. Leung, "A CMOS UWB on-chip antenna with a MIM capacitor loading AMC". *IEEE Trans Electron Devices* 59:1757–1764, 2012
47. H. C. Kuo, H.L. Yue, Y.W. Ou, C.C. Lin, and H-R. Chuang, "A 60-GHz CMOS sub-harmonic RF receiver with integrated on-chip artificial-magnetic-conductor Yagi antenna and balun bandpass filter for very-short-range gigabit communications," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 4, pp. 1681-1691, Apr. 2013.
48. Y. Huo, X. Dong, and J. Bornemann, "A wideband artificial magnetic conductor Yagi antenna for 60-GHz standard 0.13- μ m CMOS applications," in *Proc. IEEE Int. Conf. Solid-State Integr. Circuit Technol. (ICSICT)*, Oct. 2014, pp. 1-3.
49. H. Chu, L. Qingyuan, and Y.-X. Guo, "60-GHz broadband CMOS onchip antenna with an artificial magnetic conductor," in *Proc. IEEE MTT-S Int. Microw. Workshop Adv. Mater. Processes RF THz Appl. (IMWS-AMP)*, Jul. 2016, pp. 1-2.
50. M. K. HEDAYATI, A. ABDIPOUR, R. S. SHIRAZI, M. J. AMMANN, M. JOHN, C. CETINTEPE, R. B. STASZEWSKI "Challenges in On-Chip Antenna Design and Integration With RF Receiver Front-End Circuitry in Nanoscale CMOS for 5G Communication Systems" *IEEE*, volume 7, March 2019 pp 43190-43204.
51. C. H. Wang et al., "A 60 GHz transmitter with integrated antenna in 0.18 μ m SiGe BiCMOS technology," in *Proc. IEEE ISSCC Dig.*, San Francisco, CA, Feb. 5-9, 2006, pp. 186–187
52. P.J. Guo, H.R. Chuang, "A 60-GHz millimeter-wave CMOS RFIC-on-chip meander-line planar inverted-F antenna for WPAN applications." In: *IEEE antennas and propagation society international symposium*, San Diego, USA, 2008.
53. S.S. Hsu, K.C. Wei, C.Y. Hsu, R.C. Huey, "A 60-GHz millimeter-wave CPW-fed Yagi antenna fabricated by using 0.18- μ m CMOS technology". *IEEE Electron Device Lett* 29:625–627, 2008
54. P.C. Kuo, S.S. Hsu, C.C. Lin, C.Y. Hsu, H.R. Chuang, "A 60-GHz millimeter-wave triangular monopole antenna fabricated using 0.18- μ m CMOS technology". In: *3rd International Conference on Innovative Computing Information and Control (ICICIC '08)*, Dalian, China, 2008.
55. F. Gutierrez, S. Agarwal, K. Parrish, and T. S. Rappaport, "Onchip integrated antenna structures in CMOS for 60 GHz WPAN systems," *IEEE J. Select. Areas Commun.*, vol. 27, no. 8, pp. 1367– 1378, Oct. 2009.
56. D. Alldred, B. Cousins, and S. P. Voinigescu, "A 1.2 V, 60-GHz radio receiver with on-chip transformers and inductors in 90-nm CMOS," in *Proc. IEEE Compound Semiconductor Integrated Circuits Symp.*, San Antonio, TX, Nov. 12-15, 2006, pp. 144–145.
57. M. Toshiya et al., "A 60-GHz CMOS receiver with frequency synthesizer," in *IEEE Symp. VLSI Dig.*, Kyoto, Japan, Jun. 14-16, 2007, pp. 172–173.

58. S. Pinel, S. Sarkar, P. Sen, B. Perumana, D. Yeh, D. Dawn, and J. Laskar, "A 90 nm CMOS 60 GHz radio," in IEEE ISSCC Dig., San Francisco, CA, Feb. 5-9, 2008, pp. 186–187.
59. F. Lin and B. L. Ooi, "Integrated millimeter-wave on-chip antenna design employing artificial magnetic conductor," in Proc. IEEE Radio-Frequency Integration Technology, 2009, pp. 174–177
60. K. Okada et al., "A 60-GHz 16QAM/8PSK/QPSK/BPSK direct conversion transceiver for IEEE802.15.3c," IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2988_3004, Dec. 2011.
61. R. Pilard, F. Giancesello, D. Gloria, D. Tiiz, F. Ferrero, and C. Luxey, "60 GHz HR SOI CMOS antenna for a system-on-chip integration scheme targeting high data-rate kiosk applications," in Proc. IEEE Antennas Propagation Symp., 2011, pp. 895–898.
62. C. Guclu, J. Sloan, S. Pan, and F. Capolino, "High impedance surface as an antenna without a dipole on top," in Proc. IEEE Antennas Propagation Symp., 2011, pp. 1028–1031.
63. J. Zhang, G. Goussetis, L. Richard, G. Huang, V. Fusco, and F. Dielacher, "Low noise amplifier with integrated balanced antenna for 60 GHz wireless communications," IEEE Trans. Antennas Propag., vol. 62, no. 6, pp. 3407_3411, Jun. 2014.
64. C. C. Liu and R. G. Rojas, "V-band integrated on-chip antenna implemented with a partially reflective surface in standard 0.13- μm BiCMOS technology," IEEE Trans. Antennas Propag., vol. 64, no. 12, pp. 5102_5109, Dec. 2016.